Sun SPARCstation 10
The SPARCStation 10 (SS10) contains two MBus slots running at either 36 MHz (33 MHz for the earliest models) or 40 MHz (set via motherboard jumper). Each MBus slot can contain single or dual SPARC CPU modules, permitting expansion to up to four CPUs. Both SuperSPARC and hyperSPARC CPU modules were available. Single SuperSPARC modules without external cache were sold by Sun; they ran at the clock speed of the MBus (uniprocessor Models 20, 30 and 40; dual processor Model 402). Single and a few dual SuperSPARC modules with 1 MB external cache were also sold; they were independently clocked, and ran at a higher rate than the MBus, most commonly 40.3 MHz or 50 MHz (uniprocessor Models 41 and 51; multiprocessor Models 412, 512 and 514). Sun's dual 50 MHz SuperSPARC modules (the only dual MBus modules supported by Sun for this system) were double-width, physically occupying one SBus slot per module in addition to an MBus slot. SuperSPARC modules with and without external cache could not be mixed. SuperSPARC modules with external cache could be mixed, even with different clock speeds, but this was not a Sun-supported configuration.
The SS10 can hold a maximum of 512 MB RAM in eight slots. There is one onboard Ethernet interface, which can be accessed from a built-in 10BASE-T jack or via a special 26-pin port that provides both AUI and audio connections; only one of these network ports can be active at a time. A special cable or adapter is needed to convert the latter port to a standard DA-15 connector.
There are also two Basic Rate Interface (BRI) ISDN connectors; the system shipped with plastic blocking plugs inserted in these connectors. Additional SBus network cards can also be added.
Information from from Wikipedia, the free encyclopedia
Our SPARCstation 10 together with keyboard, mouse and monitor were very kindly donated by Tim Biggs
Magazines RELATED to Sun SPARCstation 10 in our Library
Other Systems Related To Sun SPARCstation 10:
This exhibit has a reference ID of CH7653. Please quote this reference ID in any communication with the Centre for Computing History.